HS-04 · Chapter 7 · High-Speed Interfaces & Memory
PCIe essentials
What should a board designer know about PCIe?
| Level | ●● onsite technical |
| Track | SI & high-speed |
| Really testing | Clocking, coupling, lane flexibility. |
Full worked answer: in the book, page 178 — what to say first, how to explain it, the numbers worth quoting and the follow-ups. About the book →
Going deeper
Extra explanation that is not in the book: worked numbers, where people go wrong, and how to say it in the room.
Going deeper for this question is coming.
Errata
No corrections known for this question. All errata
Ask about this question
Stuck on a step, or think something is wrong? Send it with HS-04 in the subject. Good questions get answered on this page, and corrections go into the next printing.
Related
← HS-03 USB 2.0 vs USB 3.x physical layerHS-05 PCIe 6 and PAM4 →